搜索附件  
头雁微网 附件中心 技术应用 情报信息 Advanced Model Order Reduction Techniques in VLSI Design: Advanced Model Order Reduction Techniques in VLSI Design.pdf
板块导航
附件中心&附件聚合2.0
For Discuz! X3.5 © hgcad.com

Advanced Model Order Reduction Techniques in VLSI Design: Advanced Model Order Reduction Techniques in VLSI Design.pdf

 

Advanced Model Order Reduction Techniques in VLSI Design:
Model order reduction (MOR) techniques reduce the complexity of VLSI designs, paving the way to higher operating speeds and smaller feature sizes. This book presents a systematic introduction to, and treatment of, the key MOR methods employed in general linear circuits, using real-world examples to illustrate the advantages and disadvantages of each algorithm. Following a review of traditional projection-based techniques, coverage progresses to advanced 'state-of-the-art' MOR methods for VLSI design, including HMOR, passive truncated balanced realization (TBR) methods, efficient inductance modeling via the VPEC model, and structure-preserving MOR techniques. Where possible, numerical methods are approached from the CAD engineer's perspective, avoiding complex mathematics and allowing the reader to take on real design problems and develop more effective tools. With practical examples and over 100 illustrations, this book is suitable for researchers and graduate students of electrical and computer engineering, as well as practitioners working in the VLSI design industry.
• Presents the most up-to-date advances in model order reduction techniques for general linear circuits • Describes numerical methods from the CAD engineer’s perspective, avoiding complex mathematics, and allowing the reader to take on real design problems and develop more effective tools • Real-world practical examples are used to illustrate the effectiveness of each algorithmContents
List of figures; List of tables; Preface; 1. Introduction; 2. Projection-based model order reduction algorithms; 3. Truncated balanced realization methods for model order reduction; 4. Passive balanced truncation of linear systems in descriptor form; 5. Passive hierarchical model order reduction; 6. Terminal reduction of linear dynamic circuits; 7. Vector potential equivalent circuit for inductance modeling; 8. Structure-preserving model order reduction; 9. Block structure-preserving reduction for RLCK circuits; 10. Model optimization and passivity enforcement; 11. General multi-port circuit realization; 12. Model order reduction for multi-terminal linear dynamic circuits; 13. Passive modeling by signal waveform shaping; References; Index.
回复 1# lilik

thx for sharing dude
客服中心 搜索
关于我们
关于我们
关注我们
联系我们
帮助中心
资讯中心
企业生态
社区论坛
服务支持
资源下载
售后服务
推广服务
关注我们
官方微博
官方空间
官方微信
返回顶部