搜索附件  
头雁微网 附件中心 技术应用 情报信息 Digital Clocks for Synchronization and Communications: Digital Clocks for Synchronization and Communications.rar
板块导航
附件中心&附件聚合2.0
For Discuz! X3.5 © hgcad.com

Digital Clocks for Synchronization and Communications: Digital Clocks for Synchronization and Communications.rar

 

Digital Clocks for Synchronization and Communications:
Preface
It was not until the 1970s that digital systems were first used for large-scale
telecommunication networking. Performance enhancements since then have
been strongly tied to advances in synchronization technology. Modern digital
data transmission cannot work without clocks. Their rhythm—or oscillator
frequency—controls the operation of devices and components, and thus
it must be distributed throughout networks and shared by systems. Current
communication arrangements such as different synchronous digital hierarchy
(SDH)-based variants have the advantage of inherently sharing the same
clock. In practice, high quality clocks are indispensable, as they simplify
operational concepts and enhance the service level observed by the
customers.
The key parameter of a clock is its frequency. Digital communication is
likely to fail if this fundamental attribute is transferred or generated without
regard to its purity. When designing a network, the time domain stability
and spectral purity of the synchronization signal have to be assured for all
network elements and components. A basic telecom clock system involves
both synchronization and signal generation tasks. This book examines the
use of various phase-locked loop (PLL) techniques for clock synchronization
and the direct digital synthesizer (DDS) concept for clock generation.
Although there are many ways of constructing and arranging clock assemblies,
the fundamental issue is achieving adequate signal characteristics. The
goal of this book is to show how this can be achieved.
The PLL is a common functional module in several engineering disciplines,
as well as in telecom and electronics applications. Complete PLL
modules having all the basic elements are available, but these ready-made
devices may not meet the system requirements. It is often necessary to design
a task-specific PLL if system performance has to be maximized, but this is
seriously hampered by the multiple trade-offs involved. Moreover, the
number of parameters that must be considered is high. Because a detailed
explanation of the physical mechanisms is provided in this book rather than a
calculation of precise values, the reader will be assisted in understanding the
basic procedures and characteristics. Also, a coarse loop design method and
associated useful estimation strategies are described.
The importance of the DDS concept almost equals that of the classical
PLL. It can achieve characteristics that are impossible with the conventional
analog approach. The DDS is a promising technology in that it simplifies
previously complicated synthesizers. Applications in measurement instruments
and cellular communication devices make use of its significant potential,
and the enhanced speeds offered by digital circuits will only strengthen
this trend. Sophisticated circuit designs are necessary in order to reduce the
unnecessary or interfering frequency components generated due to the digital
processing. This book provides a detailed review of the relevant
mechanisms.
下载看看,可能需要,谢谢分享
谢谢啦,Digital Clocks for Synchronization and Communications.rar
这是专门讲时钟的书吗
客服中心 搜索
关于我们
关于我们
关注我们
联系我们
帮助中心
资讯中心
企业生态
社区论坛
服务支持
资源下载
售后服务
推广服务
关注我们
官方微博
官方空间
官方微信
返回顶部